

11/22/00
JC808 U.S. PTO
NEW PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231

11-24-00
A
HAVERSTOCK & OWENS LLP
260 Sheridan Avenue, Suite 420
Palo Alto, California 94306
(650) 833-0160

Attorney Docket No. MLNR-07901

NEW APPLICATION TRANSMITTAL

JC808 U.S. PTO
09/72155
11/22/00

Transmitted herewith for filing is the patent application of Inventor: Gwilym Francis Luff et al.

Title: INTEGRATED RADIO TRANSCEIVER

CERTIFICATION UNDER 37 CFR § 1.10

I hereby certify that this New Application and the documents referred to as enclosed herein are being deposited with the United States Postal Service on this date, November 22, 2000, in an envelope bearing "Express Mail Post Office To Addressee" Mailing Label Number EL703161536US addressed to: **PATENT APPLICATION**, Assistant Commissioner for Patents, Washington, D.C. 20231.

Tadas Narauskas
(Name of Person Mailing Paper)

Tadas Narauskas
Signature

Enclosed are:

1. The papers required for filing date under CFR § 1.53(b):

<u>14</u>	Pages of Specification (including claims);	<u>X</u>	Sheet(s) of Drawings.
			<u>2</u> Formal
			<u>1</u> Informal
<u>X</u>	Declaration (combined with power of attorney) executed by Gwilym F. Luff		
<u>X</u>	Power of Attorney (combined with declaration) executed by Gwilym F. Luff		
<u>—</u>	Assignment of the Invention to <u>Micro Linear Corporation</u> (including Form PTO-1595).		

Fee Calculation

— Amendment changing number of claims or deleting multiple dependencies is enclosed

CLAIMS AS FILED

	Number Filed	Number Extra	Rate	Basic Fee
				\$710.00
Total Claims	25 - 20 =	5	\$18.00	90.00
Independent Claims	1 - 3 =	0	\$80.00	0.00
Multiple Dependent claim(s), if any			\$270.00	
			iling Fee Calculation	\$800.00

6. X Applicants Qualify For Small Entity Status

50% Filing Fee Reduction (if applicable) \$400.00

7. Other Fees

<u>—</u> Assignment Recordation Fee	
<u>—</u> Other	0.00

TOTAL FEES ENCLOSED \$400.00

7. Payment of Fees

X Check in the amount of \$400.00 enclosed.

8. X Authorization to Charge Additional Fees

The Commissioner is hereby authorized to charge any additional fees (or credit any overpayment) associated with this communication and which may be required under 37 CFR § 1.16 or § 1.17 to Account No 08-1275. An originally executed duplicate of this transmittal is enclosed for this purpose.

9. — Information Disclosure Statement

10. X Return Receipt Postcard

Dated. November 22, 2000

By: Thomas B. Haverstock
Name: Thomas B. Haverstock
Registration No.: 32,571

PATENT
MLNR-07901**INTEGRATED RADIO TRANSCEIVER****RELATED APPLICATIONS:**

This application claims priority under 35 U.S.C. § 119(e) of the co-pending U.S. 5 provisional application Serial Number 60/167,195 filed on November 23, 1999 and entitled "Integrated Radio Transceiver."

FIELD OF THE INVENTION:

The present invention relates to an integrated radio transceiver. More particularly, the present invention relates to an integrated radio transceiver which maximizes the amount of common circuitry between a reception path, a transmission path and a frequency generator to increase the functionality of the transceiver with a low risk of interference.

BACKGROUND OF THE INVENTION:

A radio transceiver is a radio transmitter and receiver combined in one unit and having switching capabilities for selecting either the transmitting or receiving functions. The receiver combines the frequency of the received radio input signal with the frequency of a local oscillator to convert the radio signal to an intermediate frequency (IF) signal. The IF signal is then processed, filtered, and amplified. The transmitter portion of the transceiver filters, modulates and amplifies a signal to be transmitted.

An FM receiver including a phase-quadrature polyphase IF filter is disclosed in U.S. 5,715,529. The FM receiver includes circuitry incorporated in the signal path for converting a single-phase signal into a pair of signals in mutual phase quadrature. The IF device comprises a polyphase IF filter incorporated in the in-phase and quadrature signal paths and has a bandpass characteristic which is symmetrical around its resonance frequency. A low distortion selection of 25

an FM IF signal at a comparatively low intermediate frequency is easier to achieve with a polyphase filter than with a single-phase filter because the bandpass characteristic of a single-phase filter at lower values of the resonance frequency cannot be made symmetrical around the resonance frequency. In addition, the polyphase filter facilitates integration of the receiver onto a single chip since the requirement of using multiple single-phase filters is eliminated.

5

10

15

20

Signal processing within a conventional transceiver requires many components which cannot all be combined within one integrated circuit (IC). A voltage controlled oscillator (VCO) used for frequency generation is particularly difficult to implement on an IC because of the difficulty of making the VCO resonate with sufficient quality factor on the IC. Other components which cannot be implemented on the integrated circuit, such as filters and inductors, increase the cost and limit the functionality of the radio transceiver. For example, a radio transceiver with an unintegrated intermediate frequency filter can not operate beyond one intermediate frequency bandwidth. If only one bandwidth is used, the radio transceiver has either a receiver power or a performance disadvantage over multiple bandwidth implementations. This is due to the broader filter allowing the acceptance of more interference, i.e., signals entering the demodulator other than the desired signal such as signals from other transmitters and thermal noise. For broad band frequency operation, a conventional radio transceiver incorporates multiple oscillators to establish a number of different radio frequency channels resulting in a complex and costly circuit. Thus, an improved radio transceiver that can be incorporated within a single integrated circuit is desired.

SUMMARY OF THE INVENTION:

25

A radio transceiver in accordance with the present invention comprises a reception path, a transmission path, and a frequency generator with a programmable phase lock loop having an output coupled to the reception path and the transmission path. The reception path, the

PATENT
MLNR-07901

transmission path, and the frequency generator share a maximum amount of common circuitry to facilitate implementation of the entire radio transceiver on a single integrated circuit. The transmission path can be controlled by either a modulated voltage controlled transmitter or an in-phase and quadrature modulator transmitter.

5 The reception path includes a radio frequency amplifier for amplifying a radio frequency input signal. Two equal in-phase signals are output from the radio frequency amplifier. An in-phase and quadrature radio frequency mixer combines the in-phase signals of the radio frequency amplifier with two in-phase and quadrature signals from the frequency generator and output in-phase and quadrature low intermediate frequency signals. The low intermediate frequency signals are input into an automatic gain control amplifier to extend the dynamic range of the low intermediate frequency signals. The signals of the reception path are then processed by a filter, an amplifier, and a demodulator prior to being received.

10 In accordance with one aspect of the present invention, the transmission path includes a transmission data filter and modulator for receiving data signals to be transmitted. A modulated voltage controlled oscillator receives a tuning input from a loop filter of the frequency generator and a modulation input from the transmission data filter and modulator. A programmable in-phase and quadrature divider receives a signal from the modulated voltage controlled oscillator and outputs two pairs of in-phase and quadrature signals. A transmission amplifier receives one of the signals from the divider and outputs a radio frequency signal to be transmitted. The 15 programmable phase lock loop of the frequency generator receives another of the signals from the divider. The radio frequency mixer of the reception path receives one pair of the in-phase and quadrature signals from the divider.

20 In accordance with another aspect of the present invention, the transmission path of the radio transceiver comprises up-conversion mixers coupled to in-phase and quadrature signals output from the transmission data filter and modulator. The frequency generator includes a 25

voltage controlled oscillator coupled to the output of a loop filter. A programmable divider coupled with the output of the voltage controlled oscillator causes the programmable phase lock loop to produce a constant frequency at its output. An in-phase and quadrature divider is coupled to the output of the programmable divider and generates two pairs of in-phase and quadrature modulating signals. The up-conversion mixers are coupled with one pair of the modulating signals of the divider. A summer and a transmission amplifier combine and amplify the output signal of the up-conversion mixers to produce a modulated radio frequency output signal for transmission. The radio frequency mixer of the reception path receives the other pair of modulating signals from the divider. The programmable phase lock loop of the frequency generator is coupled to one of the outputs of the divider.

1.0
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
1.10
1.11
1.12
1.13
1.14
1.15
1.16
1.17
1.18
1.19
1.20
1.21
1.22
1.23
1.24
1.25
1.26
1.27
1.28
1.29
1.30
1.31
1.32
1.33
1.34
1.35
1.36
1.37
1.38
1.39
1.40
1.41
1.42
1.43
1.44
1.45
1.46
1.47
1.48
1.49
1.50
1.51
1.52
1.53
1.54
1.55
1.56
1.57
1.58
1.59
1.60
1.61
1.62
1.63
1.64
1.65
1.66
1.67
1.68
1.69
1.70
1.71
1.72
1.73
1.74
1.75
1.76
1.77
1.78
1.79
1.80
1.81
1.82
1.83
1.84
1.85
1.86
1.87
1.88
1.89
1.90
1.91
1.92
1.93
1.94
1.95
1.96
1.97
1.98
1.99
1.100
1.101
1.102
1.103
1.104
1.105
1.106
1.107
1.108
1.109
1.110
1.111
1.112
1.113
1.114
1.115
1.116
1.117
1.118
1.119
1.120
1.121
1.122
1.123
1.124
1.125
1.126
1.127
1.128
1.129
1.130
1.131
1.132
1.133
1.134
1.135
1.136
1.137
1.138
1.139
1.140
1.141
1.142
1.143
1.144
1.145
1.146
1.147
1.148
1.149
1.150
1.151
1.152
1.153
1.154
1.155
1.156
1.157
1.158
1.159
1.160
1.161
1.162
1.163
1.164
1.165
1.166
1.167
1.168
1.169
1.170
1.171
1.172
1.173
1.174
1.175
1.176
1.177
1.178
1.179
1.180
1.181
1.182
1.183
1.184
1.185
1.186
1.187
1.188
1.189
1.190
1.191
1.192
1.193
1.194
1.195
1.196
1.197
1.198
1.199
1.1000
1.1001
1.1002
1.1003
1.1004
1.1005
1.1006
1.1007
1.1008
1.1009
1.1010
1.1011
1.1012
1.1013
1.1014
1.1015
1.1016
1.1017
1.1018
1.1019
1.1020
1.1021
1.1022
1.1023
1.1024
1.1025
1.1026
1.1027
1.1028
1.1029
1.1030
1.1031
1.1032
1.1033
1.1034
1.1035
1.1036
1.1037
1.1038
1.1039
1.1040
1.1041
1.1042
1.1043
1.1044
1.1045
1.1046
1.1047
1.1048
1.1049
1.1050
1.1051
1.1052
1.1053
1.1054
1.1055
1.1056
1.1057
1.1058
1.1059
1.1060
1.1061
1.1062
1.1063
1.1064
1.1065
1.1066
1.1067
1.1068
1.1069
1.1070
1.1071
1.1072
1.1073
1.1074
1.1075
1.1076
1.1077
1.1078
1.1079
1.1080
1.1081
1.1082
1.1083
1.1084
1.1085
1.1086
1.1087
1.1088
1.1089
1.1090
1.1091
1.1092
1.1093
1.1094
1.1095
1.1096
1.1097
1.1098
1.1099
1.10000
1.10001
1.10002
1.10003
1.10004
1.10005
1.10006
1.10007
1.10008
1.10009
1.10010
1.10011
1.10012
1.10013
1.10014
1.10015
1.10016
1.10017
1.10018
1.10019
1.10020
1.10021
1.10022
1.10023
1.10024
1.10025
1.10026
1.10027
1.10028
1.10029
1.10030
1.10031
1.10032
1.10033
1.10034
1.10035
1.10036
1.10037
1.10038
1.10039
1.10040
1.10041
1.10042
1.10043
1.10044
1.10045
1.10046
1.10047
1.10048
1.10049
1.10050
1.10051
1.10052
1.10053
1.10054
1.10055
1.10056
1.10057
1.10058
1.10059
1.10060
1.10061
1.10062
1.10063
1.10064
1.10065
1.10066
1.10067
1.10068
1.10069
1.10070
1.10071
1.10072
1.10073
1.10074
1.10075
1.10076
1.10077
1.10078
1.10079
1.10080
1.10081
1.10082
1.10083
1.10084
1.10085
1.10086
1.10087
1.10088
1.10089
1.10090
1.10091
1.10092
1.10093
1.10094
1.10095
1.10096
1.10097
1.10098
1.10099
1.100000
1.100001
1.100002
1.100003
1.100004
1.100005
1.100006
1.100007
1.100008
1.100009
1.100010
1.100011
1.100012
1.100013
1.100014
1.100015
1.100016
1.100017
1.100018
1.100019
1.100020
1.100021
1.100022
1.100023
1.100024
1.100025
1.100026
1.100027
1.100028
1.100029
1.100030
1.100031
1.100032
1.100033
1.100034
1.100035
1.100036
1.100037
1.100038
1.100039
1.100040
1.100041
1.100042
1.100043
1.100044
1.100045
1.100046
1.100047
1.100048
1.100049
1.100050
1.100051
1.100052
1.100053
1.100054
1.100055
1.100056
1.100057
1.100058
1.100059
1.100060
1.100061
1.100062
1.100063
1.100064
1.100065
1.100066
1.100067
1.100068
1.100069
1.100070
1.100071
1.100072
1.100073
1.100074
1.100075
1.100076
1.100077
1.100078
1.100079
1.100080
1.100081
1.100082
1.100083
1.100084
1.100085
1.100086
1.100087
1.100088
1.100089
1.100090
1.100091
1.100092
1.100093
1.100094
1.100095
1.100096
1.100097
1.100098
1.100099
1.1000000
1.1000001
1.1000002
1.1000003
1.1000004
1.1000005
1.1000006
1.1000007
1.1000008
1.1000009
1.1000010
1.1000011
1.1000012
1.1000013
1.1000014
1.1000015
1.1000016
1.1000017
1.1000018
1.1000019
1.1000020
1.1000021
1.1000022
1.1000023
1.1000024
1.1000025
1.1000026
1.1000027
1.1000028
1.1000029
1.1000030
1.1000031
1.1000032
1.1000033
1.1000034
1.1000035
1.1000036
1.1000037
1.1000038
1.1000039
1.1000040
1.1000041
1.1000042
1.1000043
1.1000044
1.1000045
1.1000046
1.1000047
1.1000048
1.1000049
1.1000050
1.1000051
1.1000052
1.1000053
1.1000054
1.1000055
1.1000056
1.1000057
1.1000058
1.1000059
1.1000060
1.1000061
1.1000062
1.1000063
1.1000064
1.1000065
1.1000066
1.1000067
1.1000068
1.1000069
1.1000070
1.1000071
1.1000072
1.1000073
1.1000074
1.1000075
1.1000076
1.1000077
1.1000078
1.1000079
1.1000080
1.1000081
1.1000082
1.1000083
1.1000084
1.1000085
1.1000086
1.1000087
1.1000088
1.1000089
1.1000090
1.1000091
1.1000092
1.1000093
1.1000094
1.1000095
1.1000096
1.1000097
1.1000098
1.1000099
1.10000000
1.10000001
1.10000002
1.10000003
1.10000004
1.10000005
1.10000006
1.10000007
1.10000008
1.10000009
1.10000010
1.10000011
1.10000012
1.10000013
1.10000014
1.10000015
1.10000016
1.10000017
1.10000018
1.10000019
1.10000020
1.10000021
1.10000022
1.10000023
1.10000024
1.10000025
1.10000026
1.10000027
1.10000028
1.10000029
1.10000030
1.10000031
1.10000032
1.10000033
1.10000034
1.10000035
1.10000036
1.10000037
1.10000038
1.10000039
1.10000040
1.10000041
1.10000042
1.10000043
1.10000044
1.10000045
1.10000046
1.10000047
1.10000048
1.10000049
1.10000050
1.10000051
1.10000052
1.10000053
1.10000054
1.10000055
1.10000056
1.10000057
1.10000058
1.10000059
1.10000060
1.10000061
1.10000062
1.10000063
1.10000064
1.10000065
1.10000066
1.10000067
1.10000068
1.10000069
1.10000070
1.10000071
1.10000072
1.10000073
1.10000074
1.10000075
1.10000076
1.10000077
1.10000078
1.10000079
1.10000080
1.10000081
1.10000082
1.10000083
1.10000084
1.10000085
1.10000086
1.10000087
1.10000088
1.10000089
1.10000090
1.10000091
1.10000092
1.10000093
1.10000094
1.10000095
1.10000096
1.10000097
1.10000098
1.10000099
1.100000000
1.100000001
1.100000002
1.100000003
1.100000004
1.100000005
1.100000006
1.100000007
1.100000008
1.100000009
1.100000010
1.100000011
1.100000012
1.100000013
1.100000014
1.100000015
1.100000016
1.100000017
1.100000018
1.100000019
1.100000020
1.100000021
1.100000022
1.100000023
1.100000024
1.100000025
1.100000026
1.100000027
1.100000028
1.100000029
1.100000030
1.100000031
1.100000032
1.100000033
1.100000034
1.100000035
1.100000036
1.100000037
1.100000038
1.100000039
1.100000040
1.100000041
1.100000042
1.100000043
1.100000044
1.100000045
1.100000046
1.100000047
1.100000048
1.100000049
1.100000050
1.100000051
1.100000052
1.100000053
1.100000054
1.100000055
1.100000056
1.100000057
1.100000058
1.100000059
1.100000060
1.100000061
1.100000062
1.100000063
1.100000064
1.100000065
1.100000066
1.100000067
1.100000068
1.100000069
1.100000070
1.100000071
1.100000072
1.100000073
1.100000074
1.100000075
1.100000076
1.100000077
1.100000078
1.100000079
1.100000080
1.100000081
1.100000082
1.100000083
1.100000084
1.100000085
1.100000086
1.100000087
1.100000088
1.100000089
1.100000090
1.100000091
1.100000092
1.100000093
1.100000094
1.100000095
1.100000096
1.100000097
1.100000098
1.100000099
1.1000000000
1.1000000001
1.1000000002
1.1000000003
1.1000000004
1.1000000005
1.1000000006
1.1000000007
1.1000000008
1.1000000009
1.1000000010
1.1000000011
1.1000000012
1.1000000013
1.1000000014
1.1000000015
1.1000000016
1.1000000017
1.1000000018
1.1000000019
1.1000000020
1.1000000021
1.1000000022
1.1000000023
1.1000000024
1.1000000025
1.1000000026
1.1000000027
1.1000000028
1.1000000029
1.1000000030
1.1000000031
1.1000000032
1.1000000033
1.1000000034
1.1000000035
1.1000000036
1.1000000037
1.1000000038
1.1000000039
1.1000000040
1.1000000041
1.1000000042
1.1000000043
1.1000000044
1.1000000045
1.1000000046
1.1000000047
1.1000000048
1.1000000049
1.1000000050
1.1000000051
1.1000000052
1.1000000053
1.1000000054
1.1000000055
1.1000000056
1.1000000057
1.1000000058
1.1000000059
1.1000000060
1.1000000061
1.1000000062
1.1000000063
1.1000000064
1.1000000065
1.1000000066
1.1000000067
1.1000000068
1.1000000069
1.1000000070
1.1000000071
1.1000000072
1.1000000073
1.1000000074
1.1000000075
1.1000000076
1.1000000077
1.1000000078
1.1000000079
1.1000000080
1.1000000081
1.1000000082
1.1000000083
1.1000000084
1.1000000085
1.1000000086
1.1000000087
1.1000000088
1.1000000089
1.1000000090
1.1000000091
1.1000000092
1.1000000093
1.1000000094
1.1000000095
1.1000000096
1.1000000097
1.1000000098
1.1000000099
1.10000000000
1.10000000001
1.10000000002
1.10000000003
1.10000000004
1.10000000005
1.10000000006
1.10000000007
1.10000000008
1.10000000009
1.10000000010
1.10000000011
1.10000000012
1.10000000013
1.10000000014
1.10000000015
1.10000000016
1.10000000017
1.10000000018
1.10000000019
1.10000000020
1.10000000021
1.10000000022
1.10000000023
1.10000000024
1.10000000025
1.10000000026
1.10000000027
1.10000000028
1.10000000029
1.10000000030
1.10000000031
1.10000000032
1.10000000033
1.10000000034
1.10000000035
1.10000000036
1.10000000037
1.10000000038
1.10000000039
1.10000000040
1.10000000041
1.10000000042
1.10000000043
1.10000000044
1.10000000045
1.10000000046
1.10000000047
1.10000000048
1.10000000049
1.10000000050
1.10000000051
1.10000000052
1.10000000053
1.10000000054
1.10000000055
1.10000000056
1.10000000057
1.10000000058
1.10000000059
1.10000000060
1.10000000061
1.10000000062
1.10000000063
1.10000000064
1.10000000065
1.10000000066
1.10000000067
1.10000000068
1.10000000069
1.10000000070
1.10000000071
1.10000000072
1.10000000073
1.10000000074
1.10000000075
1.10000000076
1.10000000077
1.10000000078
1.10000000079
1.10000000080
1.10000000081
1.10000000082
1.10000000083
1.10000000084
1.10000000085
1.10000000086
1.10000000087
1.10000000088
1.10000000089
1.10000000090
1.10000000091
1.10000000092
1.10000000093
1.10000000094
1.10000000095
1.10000000096
1.10000000097
1.10000000098
1.10000000099
1.100000000000
1.100000000001
1.100000000002
1.100000000003
1.100000000004
1.100000000005
1.100000000006
1.100000000007
1.100000000008
1.100000000009
1.100000000010
1.100000000011
1.100000000012
1.100000000013
1.100000000014
1.100000000015
1.100000000016
1.100000000017
1.100000000018
1.100000000019
1.100000000020
1.100000000021
1.100000000022
1.100000000023
1.100000000024
1.100000000025
1.100000000026
1.100000000027
1.100000000028
1.100000000029
1.100000000030
1.100000000031
1.100000000032
1.100000000033
1.100000000034
1.100000000035
1.100000000036
1.100000000037
1.100000000038
1.100000000

amplifier 4 is divided into two equal in-phase signals. The in-phase signals are input into an in-phase and quadrature (IQ) RF mixer 6. IQ local oscillator (LO) signals from the frequency generator are also input into the RF mixer 6. A low intermediate frequency (IF) signal is output from the RF mixer 6 and coupled to an automatic gain control (AGC) amplifier 8. The output of the AGC amplifier 8 is sent to an IQ IF filter 10. The output of the IF filter 10 is input into an IF amplifier 12 before being demodulated by a demodulator 14. The demodulator 14 outputs the signals to be received.

5 Data signals to be transmitted enter a transmission data filter and modulator 16. The output of the filter/modulator 16 is coupled with the input of the VCO 2. The output of the VCO 2 is fed to a programmable divider 18. The output of the programmable divider 18 is coupled to an IQ divider 20. The output of the IQ divider 20 is amplified via a transmission amplifier 22. An RF signal is output from the transmission amplifier 22.

10 The frequency generator of the radio transceiver comprises a programmable phase lock loop (PLL) 24 having an output coupled to a loop filter 26. The output of the loop filter 26 is fed to the input of the VCO 2. The output of the VCO 2 is coupled to the programmable divider 18. The output of the programmable divider 18 is input into the IQ divider 20. The dual outputs of the IQ divider 20 are coupled to the RF mixer 6. One of the dual outputs of the IQ divider 20 is fed back to the programmable PLL 24.

15 A control interface 28 is coupled with the AGC amplifier 8, the IF amplifier 12, the demodulator 14, the programmable PLL 24, and the filter/modulator 16.

20 The RF operating channel is determined by the VCO frequency and the division ratio provided by the dividers 18, 20. The RF input signal is amplified by the RF amplifier 4 and divided into two equal in-phase signals. The in-phase signals are coupled with the RF mixer 6 which is also fed with the IQ LO signals from the IQ divider 20. The signals output from the RF 25 mixer 6 have a center IF frequency less than the RF channel separation frequency. Typical

values for RF channel separation in digital cordless and cellular telephones are in the 100kHz to 2MHz range. For wireless data applications, the range could be greater than 10MHz. The RF mixer 6 removes signals at the image frequency thereby eliminating the need for an RF filter. The signals output from the RF mixer 6 are combined in the IF filter 10. The AGC amplifier 8 between the RF mixer 6 and the IF filter 10 extends the dynamic range of the IF signal. To further increase the dynamic range of the IF signal or lower the interference sensitivity of the reception path, additional filters and amplifiers can be used.

After the IF filter 10, the IF amplifier 12 which may be a limiter or an AGC amplifier increases the IF signal level before being processed by the demodulator 14. The demodulator 14 may be a discriminator and data slicer, a discriminator with the output fed to an analog-to-digital converter (ADC) and then demodulated off the IC, digitizing the IF filter 10 outputs using ADCs then demodulating off the IC, or digitizing the IF filter 10 outputs using ADCs then demodulating on the IC. One implementation of the demodulator 14 is to integrate a pulse counting discriminator where the IF amplifier 12 comprises two identical limiter circuits. Since the output of the limiters are in phase and quadrature, an IQ circuit in the discriminator is not required. A data filter is used after the discriminator to remove the IF products and limit the noise bandwidth. A data slicer after the discriminator converts an analog signal to a digital signal. The data slicer is a comparator having a first input coupled with the output of the data filter and a second input being a time averaged version of this signal. The low IF reception path enables a reduction in RF filters and removal of conventional IF filters.

The radio transceiver of the present invention is intended for half duplex radios and receivers. Such radios and receivers cannot simultaneously receive and transmit signals. The RF input channel frequency can be either the same or different than the frequency of the transmitted output signal. The preferred radio transceiver operates on different RF channels. The operating RF is determined by the VCO 2 frequency and the division ratio of the dividers 18, 20. The

PATENT
MLNR-07901

VCO 2 frequency is controlled by the programmable PLL 24 which phase locks the VCO 2 to a stable reference frequency source such as a crystal oscillator. The VCO 2 is related to the reference frequency source by the division ratio. The VCO 2 receives a tuning input from the loop filter 26 and a modulation input from the transmission data filter/modulator 16. FM 5 modulation is performed by applying a modulating voltage to the VCO 2. After the VCO 2 is modulated, either the IQ or LO signal is fed to the transmission amplifier 22. Increasing the programmable divider 18 ^{value} _A increases the division ratio thereby enabling the VCO 2 to ensure signal isolation during transmission.

The programmable divider 18 enables the use of a single VCO 2 while allowing the radio 10 transceiver to operate over a very wide frequency range. For cellular telephones dual radio frequency band operation is typically required at 900MHz and 1900MHz. These values vary depending on the government region, e.g. U.S., Europe, and Japan. Another application of the integrated radio transceiver of the present invention relates to RF reduction converters for cable, 15 terrestrial and satellite TV services which utilize multiple VCOs for covering frequency bands between 10MHz and 2GHz. Since only one VCO 2 is required in the integrated radio transceiver of the present invention, the most efficient use of space on the IC is promoted.

Integration of the IF filter 10 onto a single IC enables the radio transceiver to operate at 20 more than one IF bandwidth and can be achieved using either different IF filters 10 with different bandwidths or switching circuits within one IF filter 10 to change the bandwidth. Such a technique can be applied for both reception and transmission. This is significantly beneficial for multiple standard radios, e.g. a combined cellular and cordless telephone, which require different operational bandwidths. Generally, if only one bandwidth is used, the radio transceiver has either a receiver power or performance disadvantage over multiple bandwidth implementation 25 since the broader filter admits more interference. For broad band frequency operation, an N value (integer number>0) of the programmable divider 18 can be selected to allow for an octave

or greater operating RF range with the same VCO 2 thereby reducing circuit complexity and cost.

Automatic tuning of the IF filter 10 is achieved by generating a calibration signal at the IF center frequency using the programmable PLL 24 reference frequency. The center frequency of the IF filter 10 can be automatically adjusted when the programmable PLL 24 is locking prior to reception or transmission to remove process and temperature variations. This eliminates the need for either adjustment in the radio manufacture/test stages or the IC manufacture/test stages.

In addition to the RF transceiver circuit, high speed logic circuits could be incorporated on the IC to address other functions. The clock frequency will typically be multiples of the IF frequency, thus interference will be generated at a higher frequency than the IF frequency. This enables the integration of highly sensitive receiver circuits with logic and signal processing digital circuits.

Figure 2 illustrates a block diagram of the transceiver having an IQ modulator transmitter. This configuration is essentially identical to the block diagram shown in Figure 1 except that an alternative modulation scheme is employed where the VCO 2 frequency is not varied. The output of the loop filter 26 is the only input of VCO 2. The output of the VCO 2 is fed to the dividers 18, 20 whereby the programmable PLL 24 produces a constant frequency at its output. The IQ divider 20 generates IQ modulating signals for transmission. The data transmission signals are input into the transmission data filter/modulator 16. IQ signals are output from the filter/modulator 16 and are combined with the IQ modulating signals from the IQ divider 20 in up-conversion mixers 30. The output of the up-conversion mixers 18 are combined by a summer 32 and amplified by the transmission amplifier 22 to produce the modulated RF output signal to be transmitted. The IQ divider 20 utilizes either a baseband modulation signal (DC signal content) or an IQ IF signal at the same frequency as the IF. For a time division duplex radio that transmits on the same RF frequency as it receives, switching the frequency of the VCO 2

between transmit and receive is not required.

The above description of the integrated radio transceiver in accordance with the present invention discloses a single programmable phase lock loop shared by both reception and transmission paths. Such a configuration allows all of the components of the radio transceiver to be integrated on a single IC which heretofore has never been accomplished. Thus, the integrated radio transceiver in accordance with the present invention is novel and unobvious and should be granted a patent on the merits.

The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications can be made in the embodiment chosen for illustration without departing from the spirit and scope of the invention. Specifically, it will be apparent to one of ordinary skill in the art that the device of the present invention could be implemented in several different ways and the architecture, system and method disclosed above are only illustrative of preferred embodiments of the invention.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95

C L A I M S

We Claim:

1 1. A radio transceiver comprising:
2 a reception path;
3 a transmission path; and
4 a frequency generator comprising a programmable phase lock loop having an output
5 coupled to the reception path and the transmission path;
6 wherein the reception path, the transmission path, and the frequency generator share a maximum
7 amount of common circuitry to facilitate implementation of the entire radio transceiver on a
8 single integrated circuit.

9 2. The radio transceiver as claimed in Claim 1, wherein the reception path includes a radio
10 frequency amplifier for amplifying a radio frequency input signal, the output of the radio
11 frequency amplifier being divided into two equal in-phase signals.

12 3. The radio transceiver as claimed in Claim 2, wherein the reception path includes an in-
13 phase and quadrature radio frequency mixer for receiving the in-phase signals of the radio
14 frequency amplifier.

15

16 4. The radio transceiver as claimed in Claim 3, wherein the radio frequency mixer of the
17 reception path receives in-phase and quadrature signals from the frequency generator and outputs
18 in-phase and quadrature low intermediate frequency signals.

19 5. The radio transceiver as claimed in Claim 4, wherein the reception path includes an

20 automatic gain control amplifier receiving the low intermediate frequency signals output from the
21 radio frequency mixer for extending the dynamic range of the intermediate frequency signals.

22

23 6. The radio transceiver as claimed in Claim 5, wherein the reception path includes an in-
24 phase and quadrature intermediate frequency filter coupled with the output of the automatic gain
25 control amplifier.

26 7. The radio transceiver as claimed in Claim 6, wherein the reception path includes an
27 intermediate frequency amplifier coupled with the output of the intermediate frequency filter.

28

29 8. The radio transceiver as claimed in Claim 7, wherein the reception path includes a
30 demodulator coupled with the output of the intermediate frequency amplifier.

31

32 9. The radio transceiver as claimed in Claim 1, wherein the transmission path includes a
33 transmission data filter and modulator for receiving data signals to be transmitted.

34

35 10. The radio transceiver as claimed in Claim 9, wherein the transmission path includes a
36 modulated voltage controlled oscillator receiving a tuning input from the frequency generator and
37 a modulation input from the transmission data filter and modulator.

38

39 11. The radio transceiver as claimed in Claim 10, wherein the frequency generator includes a
40 loop filter receiving an input signal from the programmable phase lock loop and providing the
voltage controlled oscillator with the tuning input.

41 12. The radio transceiver as claimed in Claim 10, wherein the transmission path includes a

42 programmable divider coupled with the output of the modulated voltage controlled oscillator.

43 13. The radio transceiver as claimed in Claim 12, wherein the transmission path includes an
44 in-phase and quadrature divider receiving the output of the programmable divider and outputting
45 in-phase and quadrature signals.

46

47 14. The radio transceiver as claimed in Claim 13, wherein the transmission path includes a
48 transmission amplifier receiving one signal output from the in-phase and quadrature divider, the
49 output of the transmission amplifier being a radio frequency signal to be transmitted.

50
51
52
53
54
55
56
57

55 15. The radio transceiver as claimed in Claim 14, wherein the programmable phase lock loop
56 of the frequency generator receives one signal output from the in-phase and quadrature divider.

52 16. The radio transceiver as claimed in Claim 13, wherein the radio frequency mixer of the
53 reception path receives the in-phase and quadrature signals from the in-phase and quadrature
54 divider.

55 17. The radio transceiver as claimed in Claim 9, wherein the transmission path includes up-
56 conversion mixers coupled to in-phase and quadrature signals output from the transmission data
57 filter and modulator.

58 18. The radio transceiver as claimed in Claim 17, wherein the frequency generator includes a
59 loop filter receiving an input signal from the programmable phase lock loop and transmitting a
60 signal to a voltage controlled oscillator.

61 19. The radio transceiver as claimed in Claim 18, wherein the frequency generator includes a
62 programmable divider coupled with the output of the voltage controlled oscillator whereby the
63 programmable phase lock loop produces a constant frequency at its output.

64 20. The radio transceiver as claimed in Claim 19, wherein the frequency generator includes
65 an in-phase and quadrature divider coupled to the output of the programmable divider and
66 generating in-phase and quadrature modulating signals for transmission.

67 21. The radio transceiver as claimed in Claim 20, wherein the up-conversion mixers are
68 coupled with the modulating signals of the in-phase and quadrature divider.

69 22. The radio transceiver as claimed in Claim 21, wherein the transmission path includes a
70 summer for combining the signal output of the up-conversion mixers.

71 23. The radio transceiver as claimed in Claim 22, wherein the transmission path includes a
72 transmission amplifier coupled with the output of the summer to produce the modulated radio
73 frequency output signal for transmission.


74

75 24. The radio transceiver as claimed in Claim 9, wherein the programmable phase lock loop
76 of the frequency generator receives a signal output from the in-phase and quadrature divider.

77 25. The radio transceiver as claimed in Claim 9, wherein the radio frequency mixer of the
78 reception path receives output signals from the in-phase and quadrature divider.

ABSTRACT

A radio transceiver comprises a reception path, a transmission path, and a frequency generator with a programmable phase lock loop. The reception path, the transmission path, and the frequency generator share a maximum amount of common circuitry to facilitate 5 implementation of the entire radio transceiver on a single integrated circuit. The reception path includes an amplifier and a quadrature mixer for producing low intermediate frequency signals. The transmission path can be controlled by either a modulated voltage controlled transmitter or an in-phase and quadrature modulator transmitter.



Block Diagram of Transceiver with Modulated VCO Transmitter

Fig. 1




Fig. 2

Block Diagram of Transceiver with IQ Modulator Transmitter

2/2




Fig. 2

Block Diagram of Transceiver with IQ Modulator Transmitter

PATENT

COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name. I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **INTEGRATED RADIO TRANSCEIVER**. The specification of which is attached hereto. I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s) _____

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No. 523,620 Filing Date 10/10/1991 Status: Patented, Pending, Abandoned

I hereby claim the benefit under Title 35 United States Code, § 119(c) of any United States provisional application(s) listed below:

60/167,195 November 23, 1999
Application Serial No. Filing Date

I hereby appoint the following as my attorneys with full power of substitution to prosecute this application and transact all business in the Patent and Trademark Office in connection therewith:

Thomas B. Haverstock 32,571 Jonathan O. Owens 37,902

Please direct all correspondence regarding this application to the following:

Thomas B. Havershock
HAVERSTOCK & OWENS LLP
260 Sheridan Avenue, Suite 420
Palo Alto, California 94306

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may invalidate the validity of the application or any patent issued thereon.

Full Name of First Joint Inventor: Gwilym Francis Luff

Inventor's Signature: John C. Smith Date: 10/10/2023
Residence: 18, The Hectare, Great Shelford, Cambridge CB2 5AT, United Kingdom
Citizenship: British
Post Office Address: 18, The Hectare, Great Shelford, Cambridge CB2 5AT, United Kingdom

Full Name of Second Joint Inventor: Jerry Loraine

Inventor's Signature: _____ Date _____

Residence: 109 High Street, Cottenham, Cambridge, United Kingdom CB4 85D

Citizenship: Great Britain

Post Office Address: 109 High Street, Cottenham, Cambridge, United Kingdom CB4 85D